# ADSP-21061L SHARC® Preliminary Data Sheet

#### SUMMARY

- High-Performance Signal Computer for Speech, Audio, Graphics, Control, and Imaging Applications
- Super Harvard ARchitecture Computer (SHARC) Four Independent Buses for Dual Data, Instructions, and I/O
- 32-Bit IEEE Floating-Point Computation Units Multiplier, ALU, and Shifter
- 1 Megabit On-Chip SRAM Memory and Integrated I/O Peripherals
   A Complete System-On-A-Chip
- Integrated Multiprocessing Features

#### **KEY FEATURES**

- 40 MIPS, 25 ns Instruction Rate, Single-Cycle Instruction Execution
- 120 MFLOPS Peak, 80 MFLOPS Sustained Performance
- · Dual Data Address Generators with Modulo and Bit-Reverse Addressing
- Efficient Program Sequencing with Zero-Overhead Looping: Single-Cycle Loop Setup
- IEEE J TAG Standard 1149.1 Test Access Port and On-Chip Emulation
- 240-Lead PQFP Package
- Pin-Compatible with ADSP-21060 (4 Mbit), ADSP-21062 (2 MBit), and ADSP-21061 (5V 1Mbit)
- 3.3 Volt Operation




Figure 1 ADSP-21061L Functional Block Diagram

a

For current information contact Analog Devices at (617) 461-3881

## FEATURES (continued)

#### Flexible Data Formats & 40-Bit Extended Precision:

- 32-Bit Single-Precision & 40-Bit Extended-Precision IEEE Floating-Point Data Formats
- 32-Bit Fixed-Point Data Format, Integer & Fractional, with 80-Bit Accumulators

#### **Parallel Computations:**

- Single-Cycle Multiply & ALU Operations in Parallel with Dual Memory Read/Writes & Instruction Fetch
- Multiply with Add & Subtract for Accelerated FFT Butterfly Computation
- 1024-Point Complex FFT Benchmark: 0.46 msec (18,221 cycles)

## 1 Megabit Configurable On-Chip SRAM:

- Dual-Ported for Independent Access by Core Processor and DMA
- Configurable as 32K Words Data Memory (32-Bit), 16K Words Program Memory (48-Bit), or Combinations of Both Up To 1 Mbit

## Off-Chip Memory Interfacing:

- 4 Gigawords Addressable (32-bit Address)
- Programmable Wait State Generation, Page-Mode DRAM Support

#### **DMA Controller:**

- 6 DMA Channels
- Background DMA Transfers at 40 MHz, in Parallel with Full-Speed Processor Execution
- Performs Transfers Between ADSP-21061L Internal Memory and External Memory, External Peripherals, Host Processor, or Serial Ports

#### Host Processor Interface:

- Efficient Interface to 16- & 32-Bit Microprocessors
- Host can Directly Read/Write ADSP-21061L Internal Memory message, and IO registers

#### Multiprocessing:

- Glueless Connection for Scalable DSP Multiprocessing Architecture
- Distributed On-Chip Bus Arbitration for Parallel Bus Connect of Up To 6 ADSP-21061Ls Plus Host
- 240 Mbytes/s Transfer Rate Over Parallel Bus

#### Serial Ports:

- Two 40 Mbit/s Synchronous Serial Ports
- Independent Transmit & Receive Functions
- · 3- to 32-Bit Data Word Width
- μ-Law/A-Law Hardware Companding
- TDM Multichannel Mode
- Multichannel Signaling Protocol

For current information contact Analog Devices at (617) 461-3881

#### **GENERAL DESCRIPTION**

The ADSP-21061L is a member of the powerful SHARC family of floating point processors. The SHARC—Super Harvard ARchitecture Computer—are signal processing microcomputers that offer new capabilities and levels of integration and performance. The ADSP-21061L is a 32-bit processor optimized for high performance DSP applications. The ADSP-21061L combines the ADSP-21000 DSP core with a dual-ported on-chip SRAM and an I/O processor with a dedicated I/O bus to form a complete system-in-a-chip.

Fabricated in a high-speed, low-power CMOS process, the ADSP-21061L has a 25 ns instruction cycle time operating at 40 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table 1 shows performance benchmarks for the ADSP-21061L.

The ADSP-21061L SHARC combines a high-performance floating-point DSP core with integrated, on-chip system features including a 1 Mbit SRAM memory, host processor interface, DMA controller, serial ports, and parallel bus connectivity for glueless DSP multiprocessing.

Figure 1 shows a block diagram of the ADSP-21061L, illustrating the following architectural features:

- · Computation Units (ALU, Multiplier, and Shifter) with
- A Shared Data Register File
- Data Address Generators (DAG1, DAG2)
- Program Sequencer with Instruction Cache
- Interval Timer
- On-Chip SRAM
- External Port for Interfacing to Off-Chip Memory & Peripherals
- Host Port & Multiprocessor Interface
- DMA Controller
- Serial Ports
- · JTAG Test Access Port

Figure 2 shows a typical single-processor system.

A multiprocessor system is shown in Figure 3.

Table 1 ADSP-21061L Benchmarks (@ 40 MHz)

1024-Pt. Complex FFT (Radix 4, with digit reverse)	0.46 msec	18,221 cycles
FIR Filter (per tap)	25 ns	1 cycle
IIR Filter (per biquad)	100 ns	4 cycles
Divide (y/x)	150 ns	6 cycles
Inverse Square Root (1/Đx)	225 ns	9 cycles
DMA Transfer Rate	240 Mbyte/s	

#### **ADSP-21000 FAMILY CORE ARCHITECTURE**

The ADSP-21061L includes the following architectural features of the ADSP-21000 Family core. The ADSP-21061L is code and function compatible with the ADSP-21060/62 and the ADSP-21020.




Figure 2 ADSP-21061L System

#### **Independent, Parallel Computation Units**

The arithmetic/logic unit (ALU), multiplier, and shifter all perform single-cycle instructions. The three units are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. These computation units support IEEE 32-bit single-precision floating-point, extended precision 40-bit floating-point, and 32-bit fixed-point data formats.

#### **Data Register File**

A general-purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. This 10-port, 32-register (16 primary, 16 secondary) register file, combined with the ADSP-21000 Harvard architecture, allows unconstrained data flow between computation units and internal memory.

# Single-Cycle Fetch of Instruction & Two Operands

The ADSP-21061L features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see Figure 1). With its separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch two operands and an instruction (from the cache), all in a single cycle.

For current information contact Analog Devices at (617) 461-3881

#### **Instruction Cache**

The ADSP-21061L includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and two data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This allows full-speed execution of core, looped operations such as digital filter multiply-accumulates and FFT butterfly processing.

#### **Data Address Generators with Hardware Circular Buffers**

The ADSP-21061L's two data address generators (DAGs) implement circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The ADSP-21061L's two DAGs contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reducing overhead, increasing performance, and simplifying implementation. Circular buffers can start and end at any memory location.

#### Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-21061L can conditionally execute a multiply, an add, a subtract and a branch, all in a single instruction.

#### ADSP-21061L FEATURES

Augmenting the ADSP-21000 family core, the ADSP-21061L adds the following architectural features:

## **Dual-Ported On-Chip Memory**

The ADSP-21061L contains 1 megabit of on-chip SRAM, organized as two banks of 0.5 Mbits each. Each bank has eight 16-bit columns with 4K 16-bit words per column. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor or DMA controller. The dual-ported memory and separate on-chip buses allow two data transfers from the core and one from I/O, all in a single cycle (see Figure 4 for the ADSP-21061L Memory Map).

On the ADSP-21061L, the memory can be configured as a maximum of 32K words of 32-bit data, 64K words for 16-bit data, 16K words of 48-bit instructions (and 40-bit data) or combinations of different word sizes up to 1 megabits. All the memory can be accessed as 16-bit, 32-bit, or 48-bit.

A 16-bit floating-point storage format is supported which effectively doubles the amount of data that may be stored on chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is done in a single instruction.

While each memory block can store combinations of code and data, accesses are most efficient when one block stores data, using the DM bus for transfers, and the other block stores instructions and data, using the PM bus for transfers. Using the DM and PM busses in this way, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache. Single-cycle execution is also maintained when one of the data operands is transferred to or from off-

chip, via the ADSP-21061L's external port.

# **Off-Chip Memory & Peripherals Interface**

The ADSP-21061L's external port provides the processor's interface to off-chip memory and peripherals. The 4-gigaword off-chip address space is included in the ADSP-21061L's unified address space. The separate on-chip buses—for program memory, data memory and I/O—are multiplexed at the external port to create an external system bus with a single 32-bit address bus and a single 48-bit (or 32-bit) data bus. The on-chip SuperHarvard Architecture provides three bus performance, while the off-chip unified address space gives flexibility to the designer.

Addressing of external memory devices is facilitated by on-chip decoding of high-order address lines to generate memory bank select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The ADSP-21061L provides programmable memory wait states and external memory acknowledge controls to allow interfacing to DRAM and peripherals with variable access, hold, and disable time requirements.

#### **Host Processor Interface**

The ADSP-21061L's host interface allows easy connection to standard microprocessor buses, both 16-bit and 32-bit, with little additional hardware required. Asynchronous transfers at speeds up to the full clock rate of the processor are supported. The host interface is accessed through the ADSP-21061L's external port and is memory-mapped into the unified address space. Two channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead.

The host processor requests the ADSP-21061L's external bus with the host bus request  $(\overline{HBR})$ , host bus grant  $(\overline{HBG})$ , and ready  $(\overline{REDY})$  signals. The host can directly read and write the internal memory of the ADSP-21061L, and can access the DMA channel setup and mailbox registers. Vector interrupt support is provided for efficient execution of host commands.

### **DMA Controller**

The ADSP-21061L's on-chip DMA controller allows zero-overhead, non-intrusive data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.

DMA transfers can occur between the ADSP-21061L's internal memory and either external memory, external peripherals, or a host processor. DMA transfers can also occur between the ADSP-21061L's internal memory and its serial ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16, 32, or 48-bit words is performed during DMA transfers.

Six channels of DMA are available on the ADSP-21061L—four via the serial ports, and two via the processor's external port (for either host processor, other ADSP-21061Ls, memory or I/O transfers). Programs can be downloaded to the ADSP-21061L using DMA transfers. Asynchronous off-chip peripherals can control two DMA channels using DMA Request/ Grant lines (DMAR1-2, DMAG1-2). Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

For current information contact Analog Devices at (617) 461-3881

#### **Serial Ports**

The ADSP-21061L features two synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. The serial ports can operate at the full clock rate of the processor, providing each with a maximum data rate of 40 Mbit/s. Independent transmit and receive functions provide greater flexibility for serial communications. Serial port data can be automatically transferred to and from on-chip memory via DMA. Each of the serial ports offers TDM (Time Division Multiplex) multichannel mode.

The serial ports can operate with little-endian or big-endian transmission formats, with word lengths selectable from 3 to 32 bits. They offer selectable synchronization and transmit modes as well as optional  $\mu$ -law or A-law companding. Serial port clocks and frame syncs can be internally or externally generated. The serial port also include keyword and keymask features to enhance interprocessor communication.

# Multiprocessing

The ADSP-21061L offers powerful features tailored to multiprocessing DSP systems. The unified address space allows direct interprocessor accesses of each ADSP-21061L's internal memory. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems containing up to six ADSP-21061Ls and a host processor. Master processor changeover incurs only one cycle of overhead. Bus arbitration is selectable as either fixed or rotating priority. Bus lock allows indivisible read-modify-write sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 240 Mbytes/sec over the external port. Broadcast writes allow simultaneous transmission of data to all ADSP-21061Ls and can be used to implement reflective semaphores.

# **Program Booting**

The internal memory of the ADSP-21061L can be booted at system powerup from either an 8-bit EPROM or a host processor. Selection of the boot source is controlled by the BMS (Boot Memory Select), EBOOT (EPROM Boot), and LBOOT (Host Boot) pins. 32-bit and 16-bit host processors can be used for booting. See the BMS pin in the "Pin Descriptions" section of this data sheet.




Figure 3 Multiprocessing System

For current information contact Analog Devices at (617) 461-3881

#### ADSP-21061L MEMORY MAP




Figure 4 ADSP-21061L Memory Map

## Porting Code from ADSP-21060 or ADSP-21062 to the ADSP-21061L

The ADSP-21061L is pin compatible with the ADSP-21060/61/62 processors.

The ADSP-21061L pins that correspond to the Link Port pins of the ADSP-21060/62 are no-connects

The ADSP-21061L is object code compatible with the ADSP-21060/62 except for the following functional changes:

The ADSP-21061L memory is organized into two blocks with eight columns that are 4K deep per block. The ADSP-21060/62 memory has 16 columns per block.

Link Port functions are not available.

Handshake external port DMA pins DMAR2 and DMAG2 are assigned to external port DMA Channel 6 instead of channel 8.

2-D DMA capability of the SPORT is not available.

The modify registers in SPORT DMA are not available.

On the ADSP-21061L, Block 0 starts at the beginning of internal memory, normal word address 0x0002 0000. Block 1 starts at the end of Block 0, with contiguous addresses. The remaining addresses in internal memory are divided into block that alias into Block 1. This allows any code or data stored in Block 1 of the ADSP-21062 to retain the same addresses

For current information contact Analog Devices at (617) 461-3881

on the ADSP-21061L-these addresses will alias into the actual Block 1 of each processor.

If you develop your application using the ADSP-21062, but will migrate to the ADSP-21061L, use only the first eight columns of each memory bank. Limit your application to 8K of instructions or up to 16K of data in each bank of the ADSP-21062, or any combinations of instructions or data that does not exceed the memory bank.

#### **DEVELOPMENT TOOLS**

The ADSP-21061L is supported with a complete set of software and hardware development tools, including the EZ-ICE <sup>®</sup>In-Circuit Emulator, EZ-Kit Lite, and development software. The SHARC EZ-Kit Lite (ADDS-2106x-EZ-LITE) is a complete low cost package for DSP evaluation and prototyping. The EZ-Kit Lite contains an evaluation board with an ADSP-21061 (5V) processor and provides a serial connection to your PC. The EZ-Kit Lite also includes an optimizing compiler, assembler, instruction level simulator, run-time libraries, diagnostic utilities, and a complete set of example programs.

The same EZ-ICE hardware that you use for the ADSP-21060/62, also fully emulates the ADSP-21061L, with the exception of displaying and modifying the two new SPORTs registers. The emulator will not display these two registers, but your code can use them.

Analog Devices ADSP-21000 Family Development Software includes an easy to use Assembler based on an algebraic syntax, Assembly Library/Librarian, Linker, instruction—level Simulator, an ANSI C optimizing Compiler, the CBug™ C Source—Level Debugger, and a C Runtime Library including DSP and mathematical functions. The Optimizing Compiler includes Numerical C extensions based on the work of the ANSI Numerical C Extensions Group. Numerical C provides extensions to the C language for array selections, vector math operations, complex data types, circular pointers, and variably dimensioned arrays. The ADSP-21000 Family Development Software is available for both the PC and Sun platforms.

The EZ-ICE Emulator uses the IEEE 1149.1 J TAG test access port of the ADSP-21061L processor to monitor and control the target board processor during emulation. The EZ-ICE provides full-speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Non-intrusive in-circuit emulation is assured by the use of the processor's J TAG interface—the emulator does not affect target system loading or timing.

Further details and ordering information are available in the ADSP-21000 Family Hardware & Software Development Tools data sheet (ADDS-210xx-TOOLS). This data sheet can be requested from any Analog Devices sales office or distributor.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the SHARC processor family. Hardware tools include SHARC PC plug-in cards multiprocessor SHARC VME boards, and daughter and modules with multiple SHARCs' and additional memory. These modules are based on the SHARCPAC™ module specification. Third Party software tools include an Ada compiler, DSP libraries, operating systems, and block diagram design tools.

For current information contact Analog Devices at (617) 461-3881

## **Additional Information**

This preliminary data sheet provides a general overview of the ADSP-21061L architecture and functionality. For detailed information on the ADSP-21000 Family core architecture and instruction set, refer to the ADSP-2106x SHARC User's Manual, Second Edition.

## **PIN DESCRIPTIONS**

Din

ADSP-21061L pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for  $\overline{\text{TRST}}$ ).

Unused inputs should be tied or pulled to IVDD or IGND, except for ADDR31-0, DATA47-0, FLAG3-0,  $\overline{SW}$ , and inputs that have internal pullup or pulldown resistors ( $\overline{CPA}$ , ACK, DTx, DRx, TCLKx, RCLKx, TMS, and TDI)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

I=Input S=Synchronous P=Power Supply (o/d)=Open Drain
O=Output A=Asynchronous G=Ground (a/d)=Active Drive
T=Three-state (when \overline{SBTS}\) is asserted, or when the ADSP-2106x is a bus slave)

Function

	i ype	i diledon
ADDR <sub>31-0</sub>	I/O/T	External Bus Address. The ADSP-21061L outputs addresses for
		external memory and peripherals on these pins. In a multiprocessor

external memory and peripherals on these pins. In a multiprocessor system the bus master outputs addresses for read/writes of the internal memory or IOP registers of other ADSP-2106xs. The ADSP-21061L inputs addresses when a host processor or multiprocessing bus master is reading or writing its internal memory or IOP registers.

DATA<sub>47-0</sub> I/O/T **External Bus Data**. The ADSP-21061L inputs and outputs data

and instructions on these pins. The external data bus transfers 32-bit single-precision floating-point data and 32-bit fixed-point data over bits 47-16. 40-bit extended-precision floating-point data is transferred over bits 47-8 of the bus. 16-bit short word data is transferred over bits 31-16 of the bus. Pull-up resistors on unused

DATA pins are not necessary.

 $\overline{\text{MS}}_{3-0}$  O/T **Memory Select Lines**. These lines are asserted (low) as chip

selects for the corresponding banks of external memory. Memory bank size must be defined in the ADSP-21061L's system control register (SYSCON). The  $\overline{\text{MS}}_{3\text{-}0}$  lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the  $\overline{\text{MS}}_{3\text{-}0}$  lines are inactive; they are active, however, when a conditional memory access instruction is executed, whether or not the condition is true.  $\overline{\text{MS}}_{0}$  can be used with the PAGE signal to implement a bank of DRAM memory (Bank 0). In a multiprocessor system the  $\overline{\text{MS}}_{3\text{-}0}$  lines are

output by the bus master.

Pin	Typo	Function
	Type	
RD	I/O/T	<b>Memory Read Strobe</b> . This pin is asserted (low) when the ADSP-21061L reads from external memory devices or from the internal memory of other ADSP-21061Ls. External devices (including other ADSP-21061Ls) must assert $\overline{RD}$ to read from the ADSP-21061L's internal memory. In a multiprocessor system $\overline{RD}$ is output by the bus master and is input by all other ADSP-21061Ls.
WR	I/O/T	<b>Memory Write Strobe.</b> This pin is asserted (low) when the ADSP-21061L writes to external memory devices or to the internal memory of other ADSP-21061Ls. External devices must assert $\overline{WR}$ to write to the ADSP-21061L's internal memory. In a multiprocessor system $\overline{WR}$ is output by the bus master and is input by all other ADSP-21061Ls.
PAGE	О/Т	<b>DRAM Page Boundary.</b> The ADSP-21061L asserts this pin to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the ADSP-21061L's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessor system PAGE is output by the bus master.
ADRCLK	O/T	<b>Address Clock</b> for synchronous external memories. Addresses on ADDR31-0 are valid before the rising edge of ADRCLK. In a multiprocessing system ADRCLK is output by the bus master.
SW	I/O/T	<b>Synchronous Write Select.</b> This signal is used to interface the ADSP-2106x to synchronous memory devices (including other ADSP-21061Ls). The ADSP-21061L asserts $\overline{SW}$ (low) to provide an early indication of an impending write cycle, which can be aborted if $\overline{WR}$ is not later asserted (e.g. in a conditional write instruction). In a multiprocessor system, $\overline{SW}$ is output by the bus master and is input by all other ADSP-21061Ls to determine if the multiprocessor memory access is a read or write. $\overline{SW}$ is asserted at the same time as the address output. A host processor using synchronous writes must assert this pin when writing to the ADSP-21061L(s).
ACK I	/O/S	Memory Acknowledge. External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The ADSP-21061L deasserts ACK as an output to add wait states to a synchronous access of its internal memory. In a multiprocessor system, a slave ADSP-21061L deasserts the bus master's ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its ACK pin that maintains the input at the level it was last driven to.

# **ADSP-21061L SHARC Preliminary Data Sheet** For current information contact Analog Devices at (617) 461-3881

Pin	Туре	Function
SBTS	I/S	<b>Suspend Bus Three-state.</b> External devices can assert $\overline{SBTS}$ (low) to place the external bus address, data, selects, and strobes in a high-impedance state for the following cycle. If the ADSP-21061L attempts to access external memory while $\overline{SBTS}$ is asserted, the processor will halt and the memory access will not be completed until $\overline{SBTS}$ is deasserted. $\overline{SBTS}$ should only be used to recover from PAGE faults or host processor/ADSP-21061L deadlock.
ĪRQ <sub>2-0</sub>	I/A	Interrupt Request Lines. May be either edge-triggered or level-sensitive.
FLAG <sub>3-0</sub>	I/O/A	<b>Flag Pins.</b> Each is configured via control bits as either an input or an output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.
TIMEXP	0	<b>Timer Expired.</b> Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero.
HBR	I/A	<b>Host Bus Request.</b> Must be asserted by a host processor to request control of the ADSP-21061L's external bus. When $\overline{HBR}$ is asserted in a multiprocessing system, the ADSP-21061L that is bus master will relinquish the bus and assert $\overline{HBG}$ . To relinquish the bus, the ADSP-21061L places the address, data, select, and strobe lines in a high-impedance state. $\overline{HBR}$ has priority over all ADSP-21061L bus requests ( $\overline{BR}_{6-1}$ ) in a multiprocessor system.
НВG	I/O	Host Bus Grant. Acknowledges an HBR bus request, indicating that the host processor may take control of the external bus. HBG is asserted (held low) by the ADSP-21061L until HBR is released. In a multiprocessor system, HBG is output by the ADSP-21061L bus master and is monitored by all others.
CS	I/A	<b>Chip Select.</b> Asserted by host processor to select the ADSP-21061L.
REDY (c	/d) O	Host Bus Acknowledge. The ADSP-21061L deasserts REDY (low) to add wait states to an asynchronous access of its internal memory or IOP registers by a host. Open drain output (o/d) by default; can be programmed in ADREDY bit of SYSCON register to be active drive (a/d). REDY will only be output if the CS and HBR inputs are asserted.
DMAR1	I/A	DMA Request 1 (DMA Channel 7).
DMAR2	I/A	DMA Request 2 (DMA Channel 6).
DMAG1	O/T	DMA Grant 1 (DMA Channel 7).
DMAG2	O/T	DMA Grant 2 (DMA Channel 6).

Pin	Туре	Function
BR <sub>6-1</sub>	I/O/S	<b>Multiprocessing Bus Requests.</b> Used by multiprocessing ADSP-21061Ls to arbitrate for bus mastership. An ADSP-21061L only drives its own $\overline{BRx}$ line (corresponding to the value of its $ID_{2-0}$ inputs) and monitors all others. In a multiprocessor system with less than six ADSP-21061Ls, the unused $\overline{BRx}$ pins should be tied high; the processor's own $\overline{BRx}$ line must not be tied high or low because it is an output.
ID <sub>2-0</sub>	I	<b>Multiprocessing ID.</b> Determines which multiprocessor bus request $(\overline{BR}_1 - \overline{BR}_6)$ is used by ADSP-21061L. ID=001 corresponds to $\overline{BR}_1$ , ID=010 corresponds to $\overline{BR}_2$ , etc. ID=000 in single-processor systems. These lines are a system configuration selection which should be hard-wired or only changed at reset.
RPBA	I/S	<b>Rotating Priority Bus Arbitration Select.</b> When RPBA is high, rotating priority for multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection which must be set to the same value on every ADSP-21061L. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every ADSP-21061L.
CPA (o/d	) I/O	Core Priority Access. Asserting its $\overline{\text{CPA}}$ pin allows the core processor of an ADSP-21061L bus slave to interrupt background DMA transfers and gain access to the external bus. $\overline{\text{CPA}}$ is an open drain output that is connected to all ADSP-21061Ls in the system. The $\overline{\text{CPA}}$ pin has an internal 5 K ohm pullup resistor. If core access priority is not required in a system, the $\overline{\text{CPA}}$ pin should be left unconnected.
DTx	0	<b>Data Transmit</b> (Serial Ports 0, 1). Each DT pin has a 50 $k\Omega$ internal pullup resistor.
DRx	I	<b>Data Receive</b> (Serial Ports 0, 1). Each DR pin has a 50 $k\Omega$ internal pullup resistor.
TCLKx	I/O	Transmit Clock (Serial Ports 0, 1). Each TCLK pin has a 50 $k\Omega$ internal pullup resistor.
RCLKx	I/O	<b>Receive Clock</b> (Serial Ports 0, 1). Each RCLK pin has a 50 k $\Omega$ internal pullup resistor.
TFSx	I/O	Transmit Frame Sync (Serial Ports 0, 1).
RFSx	I/O	Receive Frame Sync (Serial Ports 0, 1).
EBOOT	I	<b>EPROM Boot Select.</b> When EBOOT is high, the ADSP-21061L is configured for booting from an 8-bit EPROM. When EBOOT is low, the LBOOT and BMS inputs determine booting mode. See table below. This signal is a system configuration selection which should be hard-wired.
LBOOT	1	Link Boot - Must be tied to GND.

# **ADSP-21061L SHARC Preliminary Data Sheet** For current information contact Analog Devices at (617) 461-3881

Pin	Туре	Function			
BMS	Ι/Ο/Τ*	<b>Boot Memory Select.</b> Output: Used as chip select for boot EPROM devices (when EBOOT=1, LBOOT=0). In a multiprocessor system, BMS is output by the bus master. Input: When low, indicates that no booting will occur and that ADSP-21061L will begin executing instructions from external memory. See table below. This input is a system configuration selection which should be hard-wired.			
		* Three sta output).	stable only in EPROM boot mode (when BMS is an		
<b>EBOOT</b>	<u>LBOOT</u>	<u>BMS</u>	Booting Mode		
1	0	output	EPROM (connect BMS to EPROM chip select)		
0	0	1 (input)	Host processor		
0	0	0 (input)	No booting. Processor executes from external memory.		
CLKIN	I	instruction	External clock input to the ADSP-21061L. The cycle rate is equal to CLKIN. CLKIN may not be halted, roperated below the specified frequency.		
RESET	I/A	begins exec	Reset. Resets the ADSP-21061L to a known state and cution at the program memory location specified by the eset vector address. This input must be asserted (low) at		
TCK	1	Test Clock boundary s	k (J TAG). Provides an asynchronous clock for J TAG scan.		
TMS	I/S		Select (J TAG). Used to control the test state machine. 20 $k\Omega$ internal pullup resistor.		
TDI	I/S		<b>Input (J TAG).</b> Provides serial data for the boundary TDI has a 20 $k\Omega$ internal pullup resistor.		
TDO	0	<b>Test Data</b> scan path.	Output (J TAG). Serial scan output of the boundary		
TRST	I/A	asserted (p	<b>t (J TAG).</b> Resets the test state machine. $\overline{TRST}$ must be ulsed low) after power-up or held low for proper of the ADSP-21061L. $\overline{TRST}$ has a 20 k $\Omega$ internal pullup		
EMU	0		<b>Status.</b> Must be connected to the ADSP-21061L EZ-board connector only.		
ICSA	0	Reserved, I	eave unconnected.		
$V_{DD}$	Р	Power Su	pply; nominally +3.3V dc. (30 pins)		
GND	G	Power Su	pply Return. (30 pins)		
NC			onnect. Reserved pins which must be left open and		

### TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-21061L EZ-ICE emulator uses the IEEE 1149.1 J TAG test access port of the ADSP-21061L to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-21061L's CLIKIN, TMS, TCK, TRST, TDI, TDO, EMU, and GND signals be made accessible on the target system via a 14-pin connector (a pin strip header) such as that shown in Figure 5. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you, intend to use the ADSP-21061L EZ-ICE. The length of the traces between the connector and the ADSP-21061L's I TAG pins should be as short as possible.

The 14-pin, 2-row pin strip header is keyed at the pin 3 location—you must remove pin 3 from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be  $0.1 \times 0.1$  inches. Pin strip headers are available from vendors such as 3M, McKenzie, and Samtec.




Figure 5 Target Board Connector for ADSP-21061L EZ-ICE

The BTMS, BTCK,  $\overline{BTRST}$ , and BTDI signals are provided so that the test access port can also be used for board-level testing. When the connector is not being used for emulation, place jumpers between the BXXX pins and the XXX pins. If you are not going to use the test access port for board testing, tie BTRST to GND and tie or pullup BTCK to  $V_{DD}$ . The TRST pin must be asserted after power-up (through BTRST on the connector) or held low for proper operation of the ADSP-21061L. None of the BXXX pins (pins 5, 7, 9, 11) are connected on the EZ-ICE probe.

For current information contact Analog Devices at (617) 461-3881

The J TAG signals are terminated on the EZ-ICE probe as follows:

Signal	Termination
TMS	Driven through 82 $\Omega$ resistor (16 mA /-3.2mA driver)
TCK	Driven AT 10 MHz through $82\Omega$ resistor (16 mA /-3.2mA driver)
TRST	Driven through 82 $\!\Omega$ resistor (16 mA /-3.2mA driver) (pulled up by on-chip 20k $\!\Omega$ resistor)
TDI	Driven by $82\Omega$ resistor (16 mA /-3.2mA driver)
TDO	One TTL load, $92\Omega$ thevenin termination (160/220)
CLKIN	One TTL load, $92\Omega$ thevenin termination (160/220)
EMU	4.7 k $\Omega$ pullup resistor, one TTL load (open-drain output from ADSP-21061Ls)

<sup>\*</sup> TRST is driven low until the EZ-ICE probe is turned on by the emulator at software start-up. After software start-up, TRST is driven high.

Figure 7 shows J TAG scan path connections for systems that contain multiple ADSP-21061L processors.

Connecting CLKIN to pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping, and single-stepping multiple ADSP-21061Ls in a synchronous manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie pin 4 of the EZ-ICE header to ground.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between the multiple ADSP-21061L processors and the CLKIN pin on the EZ-ICE header must be minimal. If the skew is too large, synchronous operations may be off by one cycle between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN and EMU should be treated as critical signals in terms of skew, and should be laid out as short as possible on your board. If TCK, TMS, and CLKIN are driving a large number of ADSP-21061Ls (more than eight) in your system, then treat them as a clock tree" using multiple drivers to minimize skew. (See Figure 6 "J TAG Clock Tree" on the following page and Clock Distribution" in the "High Frequency Design Considerations" section of the ADSP-2106x User's Manual, Second Edition).

If synchronous multiprocessor operations are not needed (i.e. CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, EMU and TRST are not critical signals in terms of skew.

For Complete information on the SHARC EZ-ICE, see the ADSP-21000 Family J TAG EZ-ICE User's Guide and Reference.




Figure 6 J TAG Clocktree for Multiple ADSP-2106x Systems




Figure 7 J TAG Scan Path Connections for Multiple ADSP-2106x Systems

For current information contact Analog Devices at (617) 461-3881

## PRELIMINARY SPECIFICATIONS

#### RECOMMENDED OPERATING CONDITIONS

Parameter		K Grade	K Grade		
		Min	Max	Unit	
$V_{\mathrm{DD}}$	Supply Voltage	3.15	3.45	V	
$T_{CASE}$	Case Operating Temperature	0	+85	°C	

See "Environmental Conditions" for information on thermal specifications.

## **ELECTRICAL CHARACTERISTICS**

ParameterTest Conditions Min Max Unit						
$V_{\mathrm{IH1}}$	High Level Input Voltage <sup>1</sup>	$@V_{DD} = max$	2.0	$V_{\rm DD} + 0.5$	V	
$V_{IH2}$	High Level Input Voltage <sup>2</sup>	$@V_{DD} = max$	2.2	$V_{\mathrm{DD}} + 0.5$	V	
$V_{IL}$	Low Level Input Voltage <sup>1, 2</sup>	$@V_{DD} = min$	-0.5	0.8	V	
$V_{OH}$	High Level Output Voltage <sup>3</sup>	$@V_{DD} = min, I_{OH} = -2.0 \text{ mA}^{12}$	2.4		V	
$V_{OL}$	Low Level Output Voltage <sup>3</sup>	$@V_{DD} = min, I_{OL} = 4.0 \text{ mA}^{12}$		0.4	V	
$I_{IH}$	High Level Input Current <sup>4</sup>	$@V_{DD} = max, V_{IN} = V_{DD} max$		10	μA	
${ m I}_{ m IL}$	Low Level Input Current <sup>4</sup>	$@V_{DD} = \max, V_{IN} = 0V$		10	μA	
$I_{ILP}$	Low Level Input Current <sup>5</sup>	$@V_{DD} = \max, V_{IN} = 0V$		150	μA	
$I_{OZH}$	Three-State Leakage Current <sup>6,7,13</sup> , I5	$@V_{DD} = max, V_{IN} = V_{DD} max$		10	μA	
$I_{OZL}$	Three-State Leakage Current <sup>6</sup>	$@V_{DD} = max, V_{IN} = 0V$		10	μA	
$I_{OZHP}$	Three-State Leakage Current <sup>11</sup>	$@V_{DD} = max, V_{IN} = V_{DD} max$		350		
$I_{OZLC}$	Three-State Leakage Current <sup>13</sup>	$@V_{DD} = max, V_{IN} = 0V$		1.5	mA	
$I_{OZLA}$	Three-State Leakage Current <sup>14</sup>	$@V_{DD} = max, V_{IN} = 0V$		350	μA	
$I_{OZLAR}$	Three-State Leakage Current <sup>15</sup>	$@V_{DD} = max, V_{IN} = 1.5V$		4.2	mA	
$I_{OZLS}$	Three-State Leakage Current <sup>7</sup>	$@V_{DD} = max, V_{IN} = 0V$		150	μA	
$I_{DDINI}$	Supply Current (Internal) <sup>8</sup>	$t_{CK} = 25 \text{ ns}, V_{DD} = \text{max},$		600	mA	
$I_{DDIN2}$	Supply Current (Internal) <sup>16</sup>	$t_{CK} = 25 \text{ ns}, V_{DD} = \text{max},$		460	mA	
$I_{DDIDLE16}$	Supply Current (Idle16) <sup>17</sup>	$V_{DD} = max$		50	mA	
$I_{DDIDLE}$	Supply Current (Idle) <sup>9</sup>	$V_{DD} = max$		200	mA	
$C_{IN}$	Input Capacitance <sup>10, I1</sup>	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25 \text{ °C}, V_{IN} = 2.5 \text{V}$		4.7	pF	

<sup>1</sup> Applies to input and bidirectional pins: DATA47-0, ADDR31-0, EBOOT,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SW}$ , ACK,  $\overline{SBTS}$ ,  $\overline{IRQ}2$ -0, FLAG3-0,  $\overline{HBG}$ ,  $\overline{CS}$ ,  $\overline{DMAR1}$ ,  $\overline{DMAR2}$ ,  $\overline{BR}_{6-1}$ ,  $\overline{ID}_{2-0}$ , RPBA,  $\overline{CPA}$ , TFS0, TFS1, RFS0, RFS1,  $\overline{BMS}$ , TMS, TDI, TCK, HBR, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1

<sup>2</sup> Applies to input pins: CLKIN, RESET, TRST

<sup>3</sup> Applies to output and bidirectional pins: DATA47-0, ADDR31-0, MS3-0,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , PAGE, ADRCLK,  $\overline{\text{SW}}$ , ACK, FLAG<sub>3-0</sub>, TIMEXP,  $\overline{\text{HBG}}$ , REDY,  $\overline{\text{DMAG1}}$ ,  $\overline{\text{DMAG2}}$ ,  $\overline{\text{BR}}_{6\text{-}1}$ ,  $\overline{\text{CPA}}$ , DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1,  $\overline{\text{BMS}}$ , TDO,  $\overline{\text{EMU}}$ , ICSA

<sup>4</sup> Applies to input pins: ACK, \$\overline{\text{BTS}}\$, \$\overline{\text{IRQ}}\_{2-0}\$, \$\overline{\text{HBR}}\$, \$\overline{\text{CS}}\$, \$\overline{\text{DMAR1}}\$, \$\overline{\text{DMAR2}}\$, \$\overline{\text{ID}}\_{2-0}\$, \$\overline{\text{RPBA}}\$, \$\overline{\text{EBOOT}}\$, \$\overline{\text{CKIN}}\$, \$\overline{\text{RESET}}\$, \$\overline{\text{TCK}}\$ (Note that ACK is pulled up internally with \$2K\s^4\text{during reset in a multiprocessor system, when \$ID2-0=001\$ and another \$\overline{\text{ADSP-2106x}}\$ is not requesting bus mastership.)

<sup>5</sup> Applies to input pins with internal pullups: DR0, DR1, TRST, TMS, TDI

<sup>6</sup> Applies to three-statable pins: DATA<sub>47-0</sub>, ADDR<sub>3I-0</sub>,  $\overline{MS}_{3-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE, ADRCLK,  $\overline{SW}$ , ACK, FLAG<sub>3-0</sub>, REDY,  $\overline{HBG}$ ,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BMS}$ , TDO, and  $\overline{EMU}$  (Note that ACK is pulled up internally with 2KΩ during reset in a multiprocessor system, when ID2-0=001 and another ADSP-21061L is not requesting bus mastership).

# September 1997

## **ADSP-21061L SHARC Preliminary Data Sheet**

For current information contact Analog Devices at (617) 461-3881

- 7 Applies to three-statable pins with internal pullups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1
- 8 Applies to V<sub>DD</sub> pins. See "Power Dissipation" for calculation of external supply current (at EVDD pins) and total supply current. Conditions of operation: Executing radix-2 FFT butterfly with instruction in cache, one data operand fetched from each internal memory block, and one DMA transfer occurring from/to internal memory at T<sub>CK</sub> = 30ns, 1<sub>DDIN</sub> = 750 max.
- 9 Applies to  $V_{DD}$  pins. Idle denotes ADSP-21061L state during execution of 1DLE instruction.
- 10 Applies to all signal pins.
- 11 Guaranteed but not tested.
- 12 See "Output Drive Currents" for typical drive current capabilities.
- 13 Applies to CPA pin.
- 14 Applies to ACK pin when keeper latch enabled. (Note that ACK is pulled up internally with a  $2K\Omega$  during reset in a multiprocessor system, when 1D2-0 = 001 and another ADSP-21061L is not requesting bus mastership).
- 15 Applies to ACK pin when pulled up.
- 16 Applies to  $V_{DD}$  pins. See "Power Dissipation" for calculation of external supply current (at EVDD pins) and total supply current. Conditions of operation: Executing radix-2 FFT butterfly with instruction in cache, one data operand fetched from each internal memory block, at  $T_{CK} = 30$ ns,  $I_{DDIN2} = 540$  max.
- 17 Applies to V<sub>DD</sub> pins. Idle 16 denotes ADSP-21061L state during execution of 1DLE16 instruction.

## **Absolute Maximum Ratings**

Supply Voltage -0.3 V to +4.6 V

Input Voltage  $-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$ Output Voltage Swing  $-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$ 

Load Capacitance 200 pF

Junction Temperature Under Bias 130°C

Storage Temperature Range -65°C to +150°C

Lead Temperature (5 seconds) +280°C

Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **ESD Sensitivity**

The ADSP-2106x processors are ESD (electrostatic discharge) sensitive devices. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur to devices subjected to high energy electrostatic discharges.

The ADSP-2106x processors include proprietary ESD protection circuitry to dissipate high energy discharges. Per method 3015 of MIL-STD-883, the ADSP-21061L processor has been classified as a Class TBD device.

Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed.

For current information contact Analog Devices at (617) 461-3881

#### PRELIMINARY TIMING SPECIFICATIONS

#### **GENERAL NOTES**

The following timing specifications are target specifications and are based on device simulations only.

Two speed grades of the ADSP-21061L will be offered, 40 MHz and 33.3 MHz. The specifications shown are based on a CLKIN frequency of 40 MHz ( $t_{CK}$ =25 ns). The DT derating allows specifications at other CLKIN frequencies (within the min-max range of the  $t_{CK}$  specification; see "Clock Input" below). DT is the difference between the actual CLKIN period and a CLKIN period of 25 ns:

$$DT=t_{CK} - 25 \text{ ns}$$

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

See Figure 27 under "Test Conditions" for voltage reference levels.

Switching characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

(o/d)=Open Drain (a/d)=Active Drive

## **Clock Input**

Parameter		40 MHz		33.3 MHz		Unit
		Min	Max	Min	Max	
Timing Re	equirements:					
$t_{CK}$	CLKIN Period	25	100	30	100	ns
t <sub>CKL</sub>	CLKIN Width Low	7		7		ns
t <sub>CKH</sub>	CLKIN Width High	5		5		ns
$t_{CKRF}$	CLKIN Rise/Fall (0.4V–2.0V)		3		3	ns




Figure 8 Clock Input

#### Reset

Paramete	er er	Min	Max	Unit
Timing Re	equirements:			
$t_{WRST}$	RESET Pulse Width Low <sup>I</sup>	4t <sub>CK</sub>		ns
$t_{SRST}$	RESET Setup before CLKIN High $^{\rm 2}$	14 + DT/2	$t_{CK}$	ns

#### NOTES

- 1. Applies after the powerup sequence is complete. At powerup, the processor's internal phase-locked loop requires no more than 2000 CLKIN cycles while RESET is low, assuming stable VDD and CLKIN (not including start-up time of external clock oscillator).
- 2. Only required if multiple ADSP-2106xs must come out of reset synchronous to CLKIN with program counters (PC) equal (i.e. for a SIMD system). Not required for multiple ADSP-2106xs communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes itself automatically after reset.




Figure 9 Reset

# Interrupts

Parameter:		Min	Max	Unit
Timing R	equirements			
$t_{SIR}$	IRQ <sub>2-0</sub> Setup before CLKIN High 1	18 + 3DT/4		ns
$t_{HIR}$	IRQ <sub>2-0</sub> Hold before CLKIN High 1		12 + 3DT/4	ns
$t_{\mathrm{IPW}}$	$\overline{IRQ}_{2-0}$ Pulse Width 2	2 + tCK		ns

- 1. Only required for  $\overline{IRQ}x$  recognition in the following cycle.
- 2. Applies only if  $t_{SIR}$  and  $t_{HIR}$  requirements are not met.




Figure 10 Interrupts

For current information contact Analog Devices at (617) 461-3881

### **Timer**

Paramete	r	Min	Max	Unit
t <sub>DTEX</sub>	CLKIN High to TIMEXP		15	ns





Figure 11 Timer

# **Flags**

Parameter		Min	Max	
Timing Re	equirements:			
$t_{SFI}$	FLAG3-0IN Setup before CLK1N High 1	8 + 5DT/16		ns
$t_{ m HFI}$	FLAG3-0IN Hold after CLKIN High 1	0 <b>–</b> 5DT/16		ns
t <sub>DWRFI</sub>	FLAG3-0IN Delay after RD/WR Low 1		5 + 7DT/16	ns
t <sub>HFIWR</sub>	FLAG3-0IN Hold after RD/WR Deasserted 1	0		ns
Switching	Characteristics:			
t <sub>DFO</sub>	FLAG2-0OUT Delay after CLKIN High		16	ns
t <sub>HFO</sub>	FLAG2-0OUT Hold after CLKIN High	4		ns
t <sub>DFOE</sub>	CLKIN High to FLAG2-0OUT Enable	3		ns
t <sub>DFOD</sub>	CLKIN High to FLAG2-0OUT Disable		14	ns

#### NOTES

1. Flag inputs meeting these setup and hold times will affect conditional instructions in the following instruction cycle.






Figure 12 Flags

For current information contact Analog Devices at (617) 461-3881

## Memory Read - Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21061L is the bus master when accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see "Synchronous Read/Write – Bus Master" below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).

Paramet	er	Min	Max	Unit
Timing Re	quirements:			
$t_{\mathrm{DAD}}$	Address, Selects Delay to Data Valid <sup>1, 4</sup>		18 + DT + W	ns
$t_{ m DRLD}$	$\overline{\text{RD}}$ Low to Data Valid <sup>1</sup>		12+ 5DT/8 + W	ns
$t_{ m HDA}$	Data Hold from Address Selects <sup>2</sup>	0.5		ns
t <sub>HDRH</sub>	Data Hold from Address, Selects <sup>2</sup>	2.0		ns
t <sub>DAAK</sub>	ACK Delay from Address <sup>3, 4</sup>		15 + 7DT/8 + W	ns
t <sub>DSAK</sub>	ACK Delay from $\overline{RD}$ Low <sup>3</sup>		8 + DT/2 +W	ns
Switching	Characteristics:			
DRHA	Address, Selects hold after RD High	0 + H		ns
DARL	Address, Selects to RD Low <sup>4</sup>	2 + 3DT/8		ns
$t_{ m RW}$	RD Pulse Width	12.5 + 5DT/8 + W		ns
RWR	$\overline{RD}$ High to $\overline{WR}$ , $\overline{RD}$ , $\overline{DMAG}x$ Low	8 + 3DT/8 + HI		ns
t <sub>SADADC</sub>	Address, Selects Setup before ADRCLK High <sup>4</sup>	0 + DT/4		ns

W = (number of wait states specified in WAIT register) x  $t_{CK}$ 

HI = t<sub>CK</sub> (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI=0)

- 1. Data Delay/Setup: User must meet  $t_{DAD}$  or to  $t_{DRLD}$  or synchronous specification  $t_{SSDATI}$
- 2. Data Hold: User must meet t<sub>HDA</sub> or t<sub>HDRH</sub> or synchronous specification t<sub>HDATI</sub>. See "system hold time calculation" under "test conditions" for the calculation of hold times given capacitive and DC loads.
- 3. ACK Delay/Setup: User must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub> for deassertion of ACK (low); all three specifications must be met for assertion of ACK (high).
- 4. The falling edge of MSx, SW, BMS, are referenced.

H = t<sub>CK</sub> (if an address hold cycle occurs as specified in WAIT register; otherwise H=0)




Figure 13 Memory Read - Bus Master

For current information contact Analog Devices at (617) 461-3881

## **Memory Write - Bus Master**

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21061L is the bus master when accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see "Synchronous Read/Write – Bus Master" below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).

Paramete	r	Min	Max	Unit
Timing Re	quirements:			
t <sub>DAAK</sub>	ACK Delay from Address <sup>1</sup>		15 + 7DT/8 + W	ns
<sup>t</sup> dsak	ACK Delay from WR Low <sup>1</sup>		8 + DT/2 + W	ns
Switching	Characteristics:			
$t_{DAWH}$	Address, Selects to WR Deasserted	17 + 15DT/16 +W		ns
$t_{DAWL}$	Address, Selects to WR Low	3 + 3DT/8		ns
$t_{WW}$	WR Pulse Width	13 + DT/2 +W		ns
t <sub>DDWH</sub>	Data Setup before WR High	7 + 9DT/16 +W		ns
$t_{ m DWHA}$	Address Hold after $\overline{WR}$ Deasserted	1 + DT/16 + H		ns
t <sub>DATRWH</sub>	Data Disable after $\overline{WR}$ Deasserted <sup>2</sup>	1 + DT/16 + H	6 + DT/16 + H	ns
t <sub>WWR</sub>	$\overline{WR}$ High to $\overline{WR}$ , $\overline{RD}$ , $\overline{DMAG}x$ Low	8 + 7DT/16 + H		ns
t <sub>DDWR</sub>	Data Disable before $\overline{WR}$ or $\overline{RD}$ Low	5 + 3DT/8 + I		ns
$t_{ m WDE}$	WR Low to Data Enabled	−I + DT/16		ns
t <sub>SADADC</sub>	Address, Selects to ADRCLK High	0+ DT/4		ns

W =(number of wait states specified in WAIT register) x  $t_{CK}$ 

- 1. ACK Delay/Setup: User must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub> for deassertion of ACK (low); all three specifications must be met for assertion of ACK (high).
- 2. See "System Hold Time Calculation" under "Test Conditions" for calculation of hold times given capacitive and DC loads.

 $H = t_{CK}$  (if an address hold cycle occurs, as specified in WAIT register, otherwise H=0)

I = t<sub>CK</sub> (if a bus idle cycle occurs, as specified in WAIT register, otherwise I=0)




Figure 14 Memory Write - Bus Master

## Synchronous Read/Write - Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN-relative timing or for accessing a slave ADSP-21061L (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes (see "Memory Read - Bus Master" and "Memory Write - Bus Master").

When accessing a slave ADSP-21061L, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see "Synchronous Read/Write – Bus Slave"). The slave ADSP-21061L must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

Parameter		Min	Max	Unit
Timing Requirements:				
$t_{SSDATI}$	Data Setup before CLKIN	2 + DT/8		ns
$t_{HSDATI}$	Data Hold after CLKIN	3.5 – DT/8		ns
$t_{DAAK}$	ACK Delay after Address, $\overline{MS}x$ , $\overline{SW}$ , $\overline{BMS}^{2,3}$		14 + 7 DT/8 + w	ns
t <sub>SACKC</sub>	ACK Setup before CLKIN <sup>2</sup>	6.5 + DT/4		ns
t <sub>HACKI</sub>	ACK Hold after CLKIN	-1 - DT/4		ns
Switching	Characteristics:			ns
t <sub>DADRO</sub>	Address, $\overline{MS}x$ , $\overline{BMS}$ , $\overline{SW}$ Delay after CLKIN <sup>2</sup>		7 – DT/8	ns
t <sub>HADRO</sub>	Address, $\overline{MS}x$ , $\overline{BMS}$ , $\overline{SW}$ Hold after CLKIN	-1 - DT/8		
t <sub>DPGC</sub>	PAGE Delay after CLKIN	9 + DT/8	16 + DT/8	ns
t <sub>DRDO</sub>	RD High Delay after CLKIN	-1.5 - DT/8	4 – DT/8	ns
$t_{DWRO}$	WR High Delay after CLKIN	-2.5 - 3DT/16	4 - 3DT/16	ns
t <sub>DRWL</sub>	RD/WR Low Delay after CLKIN	8 + DT/4	12 + DT/4	ns
t <sub>SDDATO</sub>	Data Delay after CLKIN		19 + 5DT/16	ns
t <sub>DATTR</sub>	Data Disable after CLKIN <sup>1</sup>	0 – DT/8	7 - DT/8	ns
t <sub>DADCCK</sub>	ADRCLK Delay after CLKIN	4 + DT/8	10 + DT/8	ns
t <sub>ADRCK</sub>	ADRCLK Period	t <sub>CK</sub>		ns
t <sub>ADRCKH</sub>	ADRCLK Width High	$(t_{CK}/2 - 2)$		ns
t <sub>ADRCKL</sub>	ADRCLK Width Low	$(t_{\rm CK}/2 - 2)$		ns

w = (number of wait states specified in WAIT register) x tCK

- 1. See "System Hold Time Calculation" under "Test Conditions" for calculation of hold times given capacitive and DC loads.
- 2. Data Hold: User must meet t<sub>HDA</sub> or t<sub>HDRH</sub> or synchronous specification t<sub>HDATI</sub>. See "system hold time calculation" under "test conditions" for the calculation of hold times given capacitive and DC loads.
- 3. ACK Delay/Setup: User must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub> for deassertion of ACK (low); all three specifications must be met for assertion of ACK (high).




Figure 15 Synchronous Read/Write-Bus Master

For current information contact Analog Devices at (617) 461-3881

# Synchronous Read/Write - Bus Slave

Use these specifications for ADSP-21061L bus master accesses of a slave's IOP registers or internal memory (in multiprocessor memory space). The bus master must meet these (bus slave) timing requirements.

Parameter		Min	Max	Unit
Timing Requir	rements:			
t <sub>SADRI</sub>	Address, SW Setup before CLKIN	14 + DT/2		ns
$t_{\text{HADRI}}$	Address, SW Hold before CLKIN		5 + DT/2	ns
t <sub>SRWLI</sub>	RD/WR Low Setup before CLKIN <sup>1</sup>	8.5 + 5DT/16		ns
t <sub>HRWLI</sub>	RD/WR Low Hold after CLKIN	-4 - 5DT/16	8 + 7DT/16	ns
$t_{RWHPI}$	RD/WR Pulse High	3		ns
$t_{SDATWH}$	Data Setup before WR High	3		ns
$t_{\rm HDATWH}$	Data Hold after WR High	1		ns
Switching Cha	aracteristics:			
t <sub>SDDATO</sub>	Data Delay after CLKIN		19 + 5DT/16	ns
$t_{DATTR}$	Data Disable after CLKIN <sup>2</sup>	0 – DT/8	7 – DT/8	ns
t <sub>DACKAD</sub>	ACK Delay after Address, $\overline{SW}^3$		8	ns
t <sub>ACKTR</sub>	ACK Disable after CLKIN <sup>2</sup>	-1 - DT/8	6 – DT/8	ns

- 1. t<sub>SRWLI</sub> (min) = 9.5 + 5DT/16 when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled, t<sub>SRWLI</sub> (min) = 4 + DT/8.
- 2. See "System Hold Time Calculation" under "Test Conditions" for calculation of hold times given capacitive and DC loads.
- 3.  $t_{DACKAD}$  is true only if the address and  $\overline{SW}$  inputs have setup times (before CLKIN) greater than 10 + DT/8 and less than 9+ 3DT/4. If the address and SW inputs have setup times greater than 19 + 3DT/4, then ACK is valid 14 + DT/4 (max) after CLKIN. A slave that sees an address with a M field match will respond with ACK regardless of the state of MMSWS or strobes. A slave will three-state ACK every cycle with ACKTR.




Figure 16 Synchronous Read/Write - Bus Slave

## Multiprocessor Bus Request & Host Bus Request

Use these specifications for passing of bus mastership between multiprocessing ADSP-21061Ls ( $\overline{BR}x$ ) or a host processor ( $\overline{HBR}$ ,  $\overline{HBG}$ ).

Parameter		Min	Max	Unit
Timing Req	uirements:			
t <sub>HBGRCSV</sub>	HBG Low to RD/WR/CS Valid <sup>3</sup>		20+ 5DT/4	ns
t <sub>SHBRI</sub>	HBR Setup before CLKIN <sup>1</sup>	20 + 3DT/4		ns
t <sub>HHBRI</sub>	HBR Hold before CLKIN <sup>1</sup>		I4 + 3DT/4	ns
t <sub>SHBGI</sub>	HBG Setup before CLKIN	I3 + DT/2		ns
t <sub>HHBGI</sub>	HBG Hold before CLKIN High		6 + DT/2	ns
t <sub>SBRI</sub>	BRx, CPA Setup before CLKIN <sup>4</sup>	I3 + DT/2		ns
t <sub>HBRI</sub>	BRx, CPA Hold before CLKIN High		6 + DT/2	ns
t <sub>SRPBAI</sub>	RPBA Setup before CLKIN	20 + 3DT/4		ns
t <sub>HRPBAI</sub>	RPBA Hold before CLKIN		I2 + 3DT/4	ns
Switching C	haracteristics:			
t <sub>DHBGO</sub>	HBG Delay after CLKIN		7 – DT/8	ns
t <sub>HHBGO</sub>	HBG Hold after CLKIN	-2 - DT/8		ns
t <sub>DBRO</sub>	BRx Delay after CLKIN		5.5 – DT/8	ns
$t_{ m HBRO}$	BRx Hold after CLKIN	-2 - DT/8		ns
t <sub>DCPAO</sub>	CPA Low Delay after CLKIN		6.5 – DT/8	ns
t <sub>TRCPA</sub>	CPA Disable after CLKIN	-2 - DT/8	4.5 - DT/8	ns
t <sub>DRDYCS</sub>	REDY (o/d) or (a/d) Low from $\overline{\text{CS}}$ and $\overline{\text{HBR}}$ Low <sup>2</sup>		8.5	ns
t <sub>TRDYHG</sub>	REDY (o/d) Disable or REDY (a/d) High from $\overline{\text{HBG}}^2$	44 + 27DT/I6		ns
t <sub>ARDYTR</sub>	REDY (a/d) Disable from CS or HBR High <sup>2</sup>		10	ns

- 1. Only required for recognition in the current cycle.
- 2. (o/d)=open drain, (a/d) = active drive.
- 3. For first asynchronous access after  $\overline{HBR}$  and  $\overline{CS}$  asserted, ADDR 3I-0 must be a non- MMS value 1/2  $t_{CK}$  before  $\overline{RD}$  or  $\overline{WR}$  goes low or by  $t_{HBGRCSV}$  after  $\overline{HBG}$  goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted. See the "Host Processor Control of the ADSP-2106x" section of the ADSP-2106x SHARC User's Manual, Second Edition.
- 4. CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.





Figure 17 Multiprocessor Bus Request & Host Bus Request

## Asynchronous Read/Write - Host to ADSP-21061L

Use these specifications for asynchronous host processor accesses of an ADSP-21061L, after the host has asserted CS and  $\overline{HBR}$  (low). After  $\overline{HBG}$  is returned by the ADSP-21061L, the host can drive the  $\overline{RD}$  and  $\overline{WR}$  pins to access the ADSP-21061L's internal memory or IOP registers.  $\overline{HBR}$  and  $\overline{HBG}$  are assumed low for this timing.

Parameter		Min	Max	Unit
Read Cycle				
Timing Requi	rements:			
t <sub>SADRDL</sub>	Address Setup/CS low before RD Low <sup>1</sup>	0		ns
t <sub>HADRDH</sub>	Address Hold/CS hold low after RD	0		ns
$t_{ m WRWH}$	RD/WR High Width	6		ns
$t_{ m DRDHRDY}$	RD High Delay after REDY (o/d) Disable	0		ns
t <sub>DRDHRDY</sub>	RD High Delay after REDY (a/d) Disable	0		ns
Switching Cha	racteristics:			
$t_{\rm SDATRDY}$	Data Valid before REDY Disable from Low	2		ns
t <sub>DRDYRDL</sub>	REDY (o/d) or (a/d) Low Delay after RD Low		10	ns
t <sub>rdyprd</sub>	REDY (o/d) or (a/d) Low Pulse Width for Read	45 + DT		ns
t <sub>HDARWH</sub>	Data Disable after RD High	2	8	ns
Write Cycle				
Timing Requi	rements:			
t <sub>SCSWRL</sub>	CS low setup before WR low	0		ns
t <sub>HCSWRH</sub>	CS low hold after WR high	0		ns
$t_{SADWRH}$	Address Setup before WR High	5		ns
$t_{ m HADWRH}$	Address Hold after WR High	2		ns
$t_{WWRL}$	WR Low Width	7		ns
$t_{WRWH}$	RD/WR High Width	6		ns
$t_{ m DWRHRDY}$	WR High Delay after REDY (o/d) or (a/d) Disable	0		ns
$t_{\rm SDATWH}$	Data Setup before WR High	3		ns
t <sub>HDATWH</sub>	Data Hold after WR High	1		ns
Switching Cha				
$t_{ m DRDYWRL}$	REDY (o/d) or (a/d) Low Delay after WR/CS Low		10	ns
t <sub>RDYPWR</sub>	REDY (o/d) or (a/d) Low Pulse Width for Write	15		ns
$t_{SRDYCK}$	REDY (o/d) or (a/d) Disable to CLK1N	1 + 7DT/16	8 + 7DT/16	ns

<sup>1.</sup> Not required if  $\overline{\text{RD}}$  and address are valid  $t_{\text{HBGRCSV}}$  after  $\overline{\text{HBG}}$  goes low. For first access after  $\overline{\text{HBR}}$  asserted, ADDR 31-0 must be a non-MMS value 1/2  $t_{\text{CLK}}$  before  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  goes low or by  $t_{\text{HBGRCSV}}$  after  $\overline{\text{HBG}}$  goes low. This is easily accomplished by driving an upper address signal high when  $\overline{\text{HGB}}$  is asserted. See the "Host Processor Control of the ADSP-2106x" section in the *ADSP-2106x SHARC User's Manual, Second Edition*.








Figure 18 Asynchronous Read/Write - Host to ADSP-21061L




Figure 19 Synchronous REDY Timing

## Three-state Timing - Bus Master, Bus Slave, HBR, SBTS

These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN and the  $\overline{SBTS}$  pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the  $\overline{SBTS}$  pin.

Parameter		Min	Max	
Timing Red	quirements:			
$t_{STSCK}$	SBTS Setup before CLKIN	12 + DT/2		ns
$t_{HTSCK}$	SBTS Hold before CLKIN		6 + DT/2	ns
Switching	Characteristics:	4 576		
$t_{ m MIENA}$	Address/Select Enable after CLKIN	-1 - DT/8		ns
$t_{MIENS}$	Strobes Enable After CLKIN <sup>3</sup>	-1.5 – DT/8		ns
$t_{MIENHG}$	HBG Enable After CLKIN	-1.5 - DT/8		ns
$t_{MITRA}$	Address/Select Disable after CLKIN		0 - DT/4	ns
t <sub>MITRS</sub>	Strobes Disable after CLKIN <sup>3</sup>		1.5 - DT/4	ns
$t_{MITRHG}$	HBG Disable after CLKIN		2 - DT/4	ns
$t_{DATEN}$	Data Enable after CLKIN <sup>1</sup>	9 + 5DT/16		ns
$t_{DATTR}$	Data Disable after CLKIN <sup>1</sup>	0 – DT/8	7 <b>–</b> DT/8	ns
t <sub>ACKEN</sub>	ACK Enable after CLKIN <sup>I</sup>	7.5 + DT/4		ns
t <sub>ACKTR</sub>	ACK Disable after CLKIN <sup>I</sup>	-1 - DT/8	6 – DT/8	ns
$t_{ADCEN}$	ADRCLK Enable after CLKIN	-2 - DT/8		ns
$t_{ADCTR}$	ADRCLK Disable after CLKIN		8 – DT/4	ns
$t_{MTRHBG}$	Memory Interface Disable before HBG Low <sup>2</sup>	0 + DT/8		ns
t <sub>MENHBG</sub>	Memory Interface Enable after HBG High <sup>2</sup>	19 + DT		ns

- 1. In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write.
- 2. Memory Interface = Address, RD, WR, MSx, SW, HBG, PAGE, DMAGx, BMS (in EPROM boot mode)
- 3. Strobes =  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MSx}$ ,  $\overline{SW}$ , PAGE,  $\overline{DMAG}$ ,  $\overline{BMS}$

For current information contact Analog Devices at (617) 461-3881




Figure 20 Three-State Timing

Memory interface = Address,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MSx}$ ,  $\overline{SW}$ ,  $\overline{HBG}$ , PAGE,  $\overline{DMAGx}$ ,  $\overline{BMS}$ , (in EPROM Boot mode)

#### **DMA Handshake**

These specifications describe the three DMA handshake modes. In all three modes DMAR is used to initiate transfers. For handshake mode,  $\overline{\rm DMAG}$  controls the latching or enabling of data externally. For external handshake mode, the data transfer is controlled by the ADDR<sub>31-0</sub>,  $\overline{\rm RD}$ ,  $\overline{\rm WR}$ ,  $\overline{\rm SW}$ , PAGE,  $\overline{\rm MS}_{3-0}$ , ACK, and  $\overline{\rm DMAG}$  signals. For Paced Master mode, the data transfer is controlled by ADDR<sub>31-0</sub>, RD, WR, MS<sub>3-0</sub>, and ACK (not  $\overline{\rm DMAG}$ ). For Paced Master mode, the "Memory Read-Bus Master", "Memory Write-Bus Master", and "Synchronous Read/Write-Bus Master timing specifications for ADDR<sub>31-0</sub>,  $\overline{\rm RD}$ ,  $\overline{\rm WR}$ ,  $\overline{\rm MS}_{3-0}$ ,  $\overline{\rm SW}$ , PAGE, DATA<sub>47-0</sub>, and ACK also apply.


Parameter		Min	Max	Unit
Timing Require	ements:			
t <sub>SDRLC</sub>	DMARx Low Setup before CLKIN <sup>1</sup>	5		ns
t <sub>SDRHC</sub>	DMARx High Setup before CLKIN <sup>1</sup>	5		ns
t <sub>WDR</sub>	DMARx Width Low (Non-Synchronous)	6		ns
t <sub>SDATDGL</sub>	Data Setup after DMAGx Low <sup>2</sup>		10 + 5DT/8	ns
t <sub>HDATIDG</sub>	Data Hold after DMAGx High	2		ns
t <sub>DATDRH</sub>	Data Valid after DMARx High <sup>2</sup>		16 + 7DT/8	ns
t <sub>DMARLL</sub>	DMARx Low Edge to Low Edge	23 + 7DT/8		ns
t <sub>DMARH</sub>	DMARx Width High	6		ns
Switching Cha	racteristics;			
t <sub>DDGL</sub>	DMAGx Low Delay after CLKIN	9 + DT/4	15 + DT/4	ns
twdgh	DMAGx High Width	6 + 3DT/8		ns
twdgl	DMAGx Low Width	12 + 5DT/8		ns
t <sub>HDGC</sub>	DMAGx High Delay after CLKIN	-2 – DT/8	6 – DT/8	ns
t <sub>DADGH</sub>	Address Select Valid to DMAGx High	17 + DT		ns
t <sub>DDGHA</sub>	Address Select Hold After DMAGx High	-0.5		ns
t <sub>VDATDGH</sub>	Data Valid before DMAGx High <sup>3</sup>	8 + 9DT/16		ns
t <sub>DATRDGH</sub>	Data Disable after DMAGx High <sup>4</sup>	0	7	ns
t <sub>DGWRL</sub>	WR Low before DMAGx Low	0	2	ns
t <sub>DGWRH</sub>	DMAGx Low before WR High	10 + 5DT/8 + W		ns
t <sub>DGWRR</sub>	WR High before DMAGx High	1 + DT/16	3 + DT/16	ns
t <sub>DGRDL</sub>	$\overline{\text{RD}}$ Low before $\overline{\text{DMAG}}$ x Low	0	2	ns
t <sub>DRDGH</sub>	RD Low before DMAGx High	11 + 9DT/16 + W		ns
t <sub>DGRDR</sub>	RD High before DMAGx High	0	3	ns
t <sub>DGWR</sub>	$\overline{DMAG}x$ high to $\overline{WR}$ , $\overline{RD}$ , $\overline{DMAG}$ low	5 + 3DT/8 + H1		ns

W = (number of wait states specified in WAIT register)  $x t_{CK}$ 

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI=0)

#### NOTES

- 1. Only required for recognition in the current cycle.
- 2. t<sub>SDATDGL</sub> is the data setup requirement if  $\overline{DMAR}x$  is not being used to hold off completion of a write. Otherwise, if  $\overline{DMAR}x$  low holds off completion of the write, the data can be driven t<sub>DATDRH</sub> after  $\overline{DMAR}x$  is brought high.
- 3.  $t_{VDATDGH}$  is valid if  $\overline{DMAR}x$  is not being used to hold off completion of a read. If  $\overline{DMAR}x$  is used to prolong the read, then  $t_{VDATDGH} = 8 + 9DT/16 + (n * t_{CK})$  where n equals the number of extra cycles that the access is prolonged.
- 4. See "System Hold Time Calculation" under "Test Conditions" for calculation of hold times given capacitive and DC loads.



"MEMORY READ - BUS MASTER", MEMORY WRITE - BUS MASTER", AND "SYNCHRONOUS READ/WRITE - BUS MASTER" TIMING SPECIFICATIONS FOR ADDR $_{31-0}$ , RD, WR, SW,  $_{1}$ MS $_{3}$  $_{0}$ , AND ACK ALSO APPLY HERE.

Figure 21 DMA Handshake Timing

For current information contact Analog Devices at (617) 461-3881

#### **Serial Ports:**

Parameter	r	Min	Max	Unit
External (	Clock			
Timing Red t <sub>SFSE</sub> t <sub>HFSE</sub> t <sub>SDRE</sub> t <sub>HDRE</sub> t <sub>SCLKW</sub> t <sub>SCLK</sub>	quirements  TFS/RFS Setup before TCLK/RCLK <sup>2</sup> TFS/RFS Hold after TCLK/RCLK <sup>1, 2</sup> Receive Data Setup before RCLK <sup>2</sup> Receive Data Hold after RCLK <sup>2</sup> TCLK/RCLK Width  TCLK/RCLK Period	3.5 4 1.5 4 9		ns ns ns ns ns
Internal C	Clock			
Timino Rei	quirements:			
t <sub>SFSI</sub> t <sub>HFSI</sub> t <sub>SDRI</sub> t <sub>HDRI</sub> External o	TFS Setup before TCLK2; RFS Setup before RCLK <sup>2</sup> TFS/RFS Hold after TCLK/RCLK <sup>1, 2</sup> Receive Data Setup before RCLK <sup>2</sup> Receive Data Hold after RCLK <sup>2</sup> or Internal Clock Characteristics: RFS Delay after RCLK (Internally Generated RFS) <sup>3</sup>	8 1 3 3	13	ns ns ns ns
t <sub>HOFSE</sub>	RFS Hold after RCLK (Internally Generated RFS) <sup>3</sup>	3	13	ns
External (	Clock			
Switching topse thorse today to the topse today to the today today to the today today today today today to the today t	Characteristics:  TFS Delay after TCLK (Internally Generated TFS) <sup>3</sup> TFS Hold after TCLK (Internally Generated TFS) <sup>3</sup> Transmit Data Delay after TCLK <sup>3</sup> Transmit Data Hold after TCLK <sup>3</sup>	3 5	13 16	ns ns ns
Internal C				113
	Characteristics:			
tdesi thofsi thofsi tdesi thoti thoti tsclkiw	TFS Delay after TCLK (Internally Generated TFS) <sup>3</sup> TFS Hold after TCLK (Internally Generated TFS) <sup>3</sup> Transmit Data Delay after TCLK <sup>3</sup> Transmit Data Hold after TCLK <sup>3</sup> TCLK/RCLK Width	-I.5 0 (t <sub>SCLK</sub> /2) - 2.5	4.5 7.5 $(t_{SCLK}/2) + 2.5$	ns ns ns ns
Enable &	Three-state	(SCLR/2) 2.3	(SCLR/2) 1 2.3	113
Switching	Characteristics:			
t <sub>DDTEN</sub> t <sub>DDTTE</sub> t <sub>DDTIN</sub> t <sub>DDTTI</sub> t <sub>DDTTI</sub> t <sub>DCLK</sub>	Data Enable from External TCLK <sup>3</sup> Data Disable from External RCLK <sup>3</sup> Data Enable from Internal TCLK <sup>3</sup> Data Disable from Internal TCLK <sup>3</sup> TCLK/RCLK Delay from CLKIN	4.5	10.5 3 22 + 3DT/8	ns ns ns ns
t <sub>DPTR</sub>	SPORT Disable after CLKIN		17	ns
External I	Late Frame Sync			
t <sub>DDTLFSE</sub>	Data Delay from late external TFS or external RFS with MCE = I, MFD = $0^4$			
t <sub>DDTENFS</sub>	Data Enable from late FS or MCE = 1, MFD = $0^4$	3.5	12	ns ns


#### NOTES:

To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed:

1) frame sync delay & frame sync setup and hold, 2) data delay & data setup and hold, and 3) SCLK width.

- 1. RFS hold after RCK when MCE = 1, MFD = 0, is 0 ns minimum from drive edge.
- 2. Referenced to sample edge.
- 3. Referenced to drive edge.
- 4. MCE = I, TFS enable and TFS valid follow  $t_{\mbox{\scriptsize DDTENFS}}$  and  $t_{\mbox{\scriptsize DDTLFSE}}$

For current information contact Analog Devices at (617) 461-3881



Note: Either the rising edge or falling edge of RCLK or TCLK can be used as the active sampling edge

toon

t<sub>HDTI</sub>

DT

Figure 22 Serial Ports

toote

t<sub>HDTE</sub>





Figure 23 Serial Ports (continued)

EXTERNAL RFS with MCE = 1, MFD = 0



LATE EXTERNAL TES




Figure 24 External Late Frame Sync

### J TAG Test Access Port & Emulation

Paramet	er	Min	Max	Unit	
Timing I	Requirements:				
$t_{TCK}$	TCK Period	$t_{CK}$		ns	
$t_{STAP}$	TD1, TMS Setup before TCK High	5		ns	
t <sub>HTAP</sub>	TDI, TMS Hold after TCK High	6		ns	
t <sub>SSYS</sub>	System Inputs Setup before TCK Low <sup>1</sup>	7		ns	
t <sub>HSYS</sub>	System Inputs Hold after TCK Low <sup>1</sup>	18		ns	
$t_{TRSTW}$	TRST Pulse Width	4t <sub>CK</sub>		ns	
Switching	Characteristics:				
t <sub>DTDO</sub>	TDO Delay from TCK Low		13	ns	
$t_{DSYS}$	System Outputs Delay after TCK Low <sup>2</sup>		18.5	ns	

#### NOTES

- 1. System Inputs = DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , ACK,  $\overline{\text{SBTS}}$ ,  $\overline{\text{SW}}$ ,  $\overline{\text{HBR}}$ ,  $\overline{\text{HBG}}$ ,  $\overline{\text{CS}}$ ,  $\overline{\text{DMAR}}$ 1,  $\overline{\text{DMAR}}$ 2,  $\overline{\text{BR}}_{6-1}$ ,  $1D_{2-0}$ , RPBA,  $\overline{\text{IRQ}}_{2-0}$ , FLAG<sub>3-0</sub>, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, EBOOT, LBOOT,  $\overline{\text{BMS}}$ , CLKIN,  $\overline{\text{RESET}}$
- 2. System Outputs = DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>,  $\overline{\text{MS}}_{3\text{-}0}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , ACK, PAGE, ADRCLK,  $\overline{\text{SW}}$ ,  $\overline{\text{HBG}}$ , REDY,  $\overline{\text{DMAG}}$ 1,  $\overline{\text{DMAG}}$ 2,  $\overline{\text{BR}}_{6\text{-}1}$ ,  $\overline{\text{CPA}}$ , FLAG<sub>3-0</sub>, TIMEXP, DT0, DT1, TCLK0 TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1,  $\overline{\text{BMS}}$




Figure 25 J TAG Test Access Port & Emulation

#### **OUTPUT DRIVE CURRENTS**

Figure 26 shows typical I-V characteristics for the output drivers of the ADSP-21061L. The curves represent the current drive capability of the output drivers as a function of output voltage.




Figure 26 Typical Drive Currents

#### POWER DISSIPATION

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:

$$PINT = I_{DDIN2} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing (V<sub>DD</sub>) and is calculated by:

$$P_{EXT} = O \times C \times V_{DD} \times f$$

The load capacitance should include the processor's package capacitance ( $C_{IN}$ ). The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of  $1/(2t_{CK})$ . The write strobe can switch every cycle at a frequency of  $1/t_{CK}$ . Select pins switch at  $1/(2t_{CK})$ , but selects can switch on each cycle.

For example:

Estimate P<sub>EXT</sub> with the following assumptions:

- a system with one bank of external data memory RAM (32-bit)
- four 128K x 8 RAM chips are used, each with a load of 10 pF
- external data memory writes occur every other cycle, a rate of 1/(4t<sub>CK</sub>), with
- 50% of the pins switching
- the instruction cycle rate is 40 MHz ( $t_{CK}$  = 25 ns) and  $V_{DD}$  = 3.3V

The P<sub>FXT</sub> equation is calculated for each class of pins that can drive:

Pin Type	# of Pins	% Switching	xC	xf	xV <sub>DD</sub> <sup>2</sup>	=P <sub>EXT</sub>
Address	15	50%	x 44.7 pF	x 20 MHz	x 10.9 V	=0.072 W
MS0	1	0%	x 44.7 pF	x 20 MHz	x 10.9 V	=0.000 W
WR	1	_	x 44.7 pF	x 40 MHz	x 10.9 V	=0.019 W
Data	32	50%	x 14.7 pF	x 20 MHz	x 10.9 V	=0.051 W
ADRCLK	1	_	x 4.7 pF	x 40 MHz	x 10.9 V	=0.002 W

 $P_{\rm EXT} = 0.144 \text{ W}$ 

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 3.3 \text{ V})$$

Note that the conditions causing a worst-case  $P_{EXT}$  are different from those causing a worst-case  $P_{IN}T$ . Maximum  $P_{INT}$  cannot occur while 100% of the output pins are switching from all ones to all zeros. Also note that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

#### TEST CONDITIONS

### **Output Disable Time**

Output pins are considered to be disabled when they stop driving, go into a high-impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$  and the load current,  $I_L$ . This decay time can be approximated by the following equation:

$$^{t}DECAY = \frac{C_{L \times \Delta V}}{I_{L}}$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED}$  and  $t_{DECAY}$  as shown in Figure 25. The time  $t_{MEASURED}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage.  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.5V.

For current information contact Analog Devices at (617) 461-3881

### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high-impedance state to when they start driving. The output enable time  $t_{\rm ENA}$  is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{DECAY}$  using the equation given above. Choose  $\Delta V$  to be the difference between the ADSP-21061L's output voltage and the input threshold for the device requiring the hold time. A typical  $\Delta V$  will be 0.4V.  $C_L$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{DECAY}$  plus the minimum disable time (i.e.  $t_{DATRWH}$  for the write cycle).




Figure 27 Output Enable




Figure 28 Equivalent Device Loading for AC Measurements (Includes All Fixtures)



Figure 29 Voltage Reference Levels for AC Measurements (Except Output Enable/Disable

#### **Capacitive Loading**

Output delays and holds are based on standard capacitive loads: 50 pF on all pins. The delay and hold specifications given should be derated by a factor of 1.5ns/50pF for loads other than the nominal value of 50 pF. Figure 30 shows how output rise time varies with capacitance. Figure 32 shows graphically how output delays and holds vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see the previous section "Output Disable Time" under "Test Conditions.") The graphs of Figures 30, 31, and 32 may not be linear outside the ranges shown.




Figure 30 Typical Rise Time (10%-90% V<sub>DD</sub>) vs. Load Capacitance




Figure 31 Typical Output Rise Time (0.8V-2.0V) vs. Load Capacitance




Figure 32 Typical Output Delay or Hold vs. Load Capacitance

#### **ENVIRONMENTAL CONDITIONS**

#### Thermal Characteristics

The ADSP-21061L is packaged in a 240-lead thermally enhanced PQFP. The top surface of the package contains a copper slug from which most of the die heat is dissipated. The slug is flush with the top surface of the package. Note that the copper slug is internally connected to GND through the device substrate.

The ADSP-21061L is specified for a case temperature ( $T_{CASE}$ ). To ensure that  $T_{CASE}$  is not exceeded, a heat sink and/or an air flow source may be used. A heat sink should be attached with a thermal adhesive.

# September 1997

# **ADSP-21061L SHARC Preliminary Data Sheet**

For current information contact Analog Devices at (617) 461-3881

 $T_{CASE} = T_{AMB} + (PD \times \Theta CA)$ 

 $T_{CASE} = Case temperature (measured on top surface of package)$ 

PD = Power Dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under "Power Dissipation")

 $\Theta$ J C = 0.3 ° C/W

#### Air flow

(Linear Ft./Min.)	0	100	200	400	600
ΘCA (° C/W)	26	22.5	21	19	17


#### Notes:

This represents preliminary thermal resistance at total power of 1.5W.

With air flow, no variance is seen in  $\theta$ CA with power.

 $\theta$ CA at 0 LFM varies with power. At 2W,  $\theta$ CA = TBD° C/W, at 3W  $\theta$ CA = TBD° C/W.


# ADSP-21061L 240-LEAD PQFP PACKAGE PINOUT



Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin N ame
			Name			NO.					
1	TDI	41	ADDR20	81	TCLK0	121	DATA41	161	DATA14	201	NC
2	TRST	42	ADDR21	82	TFS0	122	DATA40	162	DATA13	202	NC
3	VDD	43	GND	83	DR0	123	DATA39	163	DATA12	203	NC
4	TDO	44	ADDR22	84	RCLK0	124	VDD	164	GND	204	NC
5	TIM EXP	45	ADDR23	85	RFS0	125	DATA38	165	DATA11	205	VDD
6	<u>EM U</u>	46	ADDR24	86	VDD	126	DATA37	166	DATA10	206	NC
7	ICSA	47	VDD	87	VDD	127	DATA36	167	DATA9	207	NC
8	FLAG3	48	GND	88	GND	128	GND	168	VDD	208	NC
9	FLAG 2	49	VDD	89	ADRCLK	129	NC	169	DATA8	209	NC
10	FLAG1	50	ADDR25	90	REDY	130	DATA35	170	DATA7	210	NC
11	FLAG 0	51	ADDR26	91	HBG	131	DATA34	171	DATA6	211	NC
12	GND	52	ADDR27	92	<del>CS</del>	132	DATA33	172	GND	212	GND
13	ADDR0	53	EG N D	93	RD	133	VDD	173	DATA5	213	NC
14	ADDR1	54	M S 3	94	WR	134	VDD	174	DATA4	214	NC
15	VDD	55	M S2	95	GND	135	GND	175	DATA3	215	NC
16	ADDR2	56	MSI	96	VDD	136	DATA32	176	VDD	216	NC
17	ADDR3	57	M S0	97	GND	137	DATA31	177	DATA2	217	NC
18	ADDR4	58	SW	98	CLKIN	138	DATA30	178	DATA1	218	NC
19	GND	59	<u>BMS</u>	99	ACK	139	GND	179	DATA0	219	VDD
20	ADDR5	60	ADDR28	100	DMAG2	140	DATA29	180	GND	220	GND
21	ADDR6	61	GND	101	DMAG1	141	DATA28	181	GND	221	VDD
22	ADDR7	62	VDD	102	PAGE	142	DATA27	182	NC	222	NC
23	VDD	63	VDD	103	VDD	143	VDD	183	NC	223	NC
24	ADDR8	64	ADDR29	104	BR6	144	VDD	184	NC	224	NC
25	ADDR9	65	ADDR30	105	BR5	145	DATA26	185	NC	225	NC
26	ADDR10	66	ADDR31	106	BR4	146	DATA25	186	NC	226	NC
27	GND	67	GND	107	BR3	147	DATA24	187	NC	227	NC
28	ADDR11	68	SBTS	108	BR2	148	GND	188	VDD	228	GND
29	ADDR12	69	DMAR2	109	BR1	149	DATA23	189	NC	229	ID2
30	ADDR13	70	DMAR1	110	GND	150	DATA22	190	NC	230	ID1
31	VDD	71	HBR	111	VDD	151	DATA21	191	NC	231	IDO
32	ADDR14	72	DT1	112	GND	152	VDD	192	NC	232	LBOOT
33	ADDR15	73	TCLK1	113	DATA47	153	DATA20	193	NC	233	RPBA
34	GND	74	TFS1	114	DATA46	154	DATA19	194	NC	234	RESET
35	ADDR16	75	DR1	115	DATA45	155	DATA18	195	GND	235	EBOOT
36	ADDR17	76	RCLK1	116	VDD	156	GND	196	GND	236	IRQ2
37	ADDR18	77	RFS1	117	DATA44	157	DATA17	197	VDD	237	IRQ1
38	VDD	78	GND	118	DATA43	158	DATA16	198	NC	238	IRQ 0
39	VDD	79	CPA	119	DATA42	159	DATA15	199	NC	239	TCK
40	ADDR19	80	DT0	120	GND	160	VDD	200	NC	240	TMS

# **PACKAGE OUTLINE DIMENSIONS**

# 240-Lead Metric PQFP



# Ordering Guide

Part Number	Case Tempera- ture Range	Instruction Rate	On-Chip SRAM	Operating Voltage
ADSP-21061LKS-133x	0°C − 85°C	33 MHz	1Mbit	3.3V
ADSP-21061LKS-160x	0°C − 85°C	40 MHz	1Mbit	3.3V

#### Printed In USA